
NOA Date: 4/14/05 Replacement Sheet 1 of 8



FIG. 1 PRIOR ART



NOA Date: 4/14/05 Replacement Sheet 2 of 8

FIG. 2A





FIG. 2B



NOA Date: 4/14/05 Replacement Sheet 3 of 8

FIG. 2C




FIG. 2D





FIG. 2E



NOA Date: 4/14/05 Replacement Sheet 4 of 8

FIG. 2F





FIG. 2G



NOA Date: 4/14/05 Replacement Sheet 5 of 8

FIG. 2H




FIG. 21





FIG. 2J



Serial No. 10/785,493 - Filed 2/24/04 Inventor: Seong-Hee Park

Title: Method for Fabricating a High Voltage Dual Gate Device

NOA Date: 4/14/05 Replacement Sheet 6 of 8

FIG. 2K





FIG. 2L



Serial No. 10/785,493 - Filed 2/24/04 Inventor: Seong-Hee Park

Title: Method for Fabricating a High Voltage Dual Gate Device

NOA Date: 4/14/05 Replacement Sheet 7 of 8

FIG. 2M




FIG. 2N





FIG. 20



Serial No. 10/785,493 - Filed 2/24/04 Inventor: Seong-Hee Park Title: Method for Fabricating a High Voltage Dual Gate Device NOA Date: 4/14/05 Replacement Sheet 8 of 8

FIG. 2P

